ABSTRACT Due to the excellent electrical properties, the emerging field-effect transistor (FET) based on two-dimensional transition metal dischalcogenide (TMD) is an excellent candidate for future space applications. However, the device performance is significantly impacted by total-ionizing dose (TID) effects. In this paper, the TID effects of TMD FETs are investigated comprehensively by means of developing a surface-potential based drain current model. Not only the radiation-induced trapped charges but also mobility degradation are incorporated into the proposed model. The model approach is demonstrated for a bottomgated TMD FET, that simulation results are in good agreement with the experimental data. Based on the validity of the proposed method, the influence of TID effects on the TMD-on-insulator (TMDOI) FET is presented and discussed under different total dose levels. The results show that surface potential is strongly dependent on the oxide trapped charges, resulting in a major contribution to the negative shift of threshold voltage and the significant increase of leakage current. Besides, the interface trapped charges reduce the effective carrier mobility, which plays a dominant role on the decrease of transconductance and increase of subthreshold voltage swing. Finally, this paper gives insight into some possible mitigation techniques of TID effects on TMD FETs.
I. INTRODUCTION
Recently, it is reported that two-dimensional (2D) semiconductors including transition metal dischalcogenides (TMDs) show great potential for extending Moore's law due to their excellent electrical properties, although some practical challenges need to be overcome [1] . MoS 2 is one of the most popular TMDs, which has a finite band gap of 1.8 eV and controllable atomic-scale thickness [2] , [3] . Besides, it is suitable to act as channel material to form field-effect transistors (FETs) with intrinsically thin-body on insulator. Some MoS 2 based field-effect transistors (MoS 2 FETs) were successfully fabricated and proven to obtain high on/off current ratios and mobility [4] , which could meet the requirement of low-power and high-speed integrated circuits for future space applications and other circumstance.
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However, the TMD FETs may suffer from radiation effects that all the devices need to face in the complex space environment or other high-intensity radiation scenarios, such as nuclear power plants, or some anti-explosive radiation scenarios. Among them, total-ionizing dose (TID) effect and single-event effect (SEE) are commonly taken into consideration [5] , [6] . The SEE is caused by radiation particles which can penetrate semiconductor material and deposit charge in the active regions, leading to instantaneous damages [7] . For TMD FETs, the impacts of SEEs should be negligible due to their extremely small sensitive volume. However, the TID effect which represents the long-term accumulation of ionizing dose is taking place on TMD based FETs, which may degrade the electrical performance or even result in functional failure. In previous studies, some radiation experiments have already been performed to investigate the TID response of TMD devices. Zhang et.al. and Kim et.al. observed that the drain current of MoS 2 transistors decreased significantly after 10-keV x-ray irradiation and proton irradiation, respectively [8] , [9] .
To further understand the basic mechanism contributing to ionizing radiation effects on field-effect transistors, some compact models have been developed. Zebrev et.al. proposed a compact drain current model for irradiated MOSFETs, compatible with BSIM model [10] . Esqueda et.al. developed a surface-potential-based modeling approach for bulk and SOI MOSFETs under TID exposure, which described the TID-induced charges from oxide trapped charges and interface traps [11] . Jazaeri et.al. presented a charge-based model to address the main mechanism of radiation-induced damages in double-gate MOSFETs [12] . However, the radiation damages in TMD FETs from the aspect of physics-based model are rarely considered. The compact model for TMD FETs have already been developed with consideration of extrinsic effects such as interface traps [13] . At present, the radiation physics-based model for TMD FETs is still lacking.
In this paper, a compact model is presented for bottom-gated TMD FET and TMD-on-insulator (TMDOI) FET with the consideration of the impact of ionizing radiation, where an N-type TMD like MoS 2 is used as the channel material. The rest of the paper is organized as follows. Section II focuses on the description of model approach, which includes the relationship between total dose ionizing (TID) and trapped charges, and the explicit expression of the mobility degradation. Section III provides the model formulation of the bottom-gated TMD FET and TMD-on-insulator (TMDOI) FET by solving Poisson's equation. Section IV verifies the proposed model and discusses the electrical performance shifts after irradiation for the bottom-gated TMD FET and TMDOI FET. Finally, conclusions are given in Section V.
II. MODELING APPROACH A. ANALYTICAL INTRODUCTION OF N ot AND N it
When a TMD FET is exposed to ionizing radiation, excessive electron-hole pairs are generated and deposited in the oxide layer. Most of them will not recombine for the reason that the mobility of electrons is greater than that of holes. Under the localized electric field, the electrons will be swept to the electrode with higher potential, and the holes will move to the TMD/SiO 2 interface. Finally, the holes are captured in the oxide bulk or to the interface. Fig. 1 shows the band diagram of a N-type TMD FET with positive gate voltage bias, and the ionization-induced defect densities can be described as oxide charged trap density (N ot ) and the semiconductor/oxide interface trap density (N it ), which are obtained as follows [14] N ot = N t 
where D represents for the total dose. N t , k g and f y are the hole trap concentration in the oxide layer, the number of electron-hole pairs per unit dose and the hole yield. σ pt , N dh , σ dh and N tmd−h are the hole capture, the trap concentration of hydrogen, the trapped cross section of holes and the dangling bond density of hydrogen passivation, respectively. The value of N ot and N it as a function of TID level with different oxide thicknesses are plotted in Fig. 2 (a) and (b), respectively. From Fig. 2 (a) , it can be observed that N ot gradually grows with increasing TID level, and becomes saturation when total ionizing dose is greater than 500 krad(Si). And N it significantly increases with total dose, as shown in Fig. 2 (b) . Besides, it shows that both N ot and N it positively correlate with oxide thickness (t ox ). Nevertheless, the growth trend will slow down when oxide thickness (t ox ) is larger, which is supposed to be the limitation of the dangling bond density of hydrogen passivation in oxide layer, and this leads to the saturation of N it and N ot .
B. MOBILITY DEGRADATION CAUSED BY TID EFFECTS
Due to the additional carrier scattering caused by the total ionizing dose effects, the mobility degradation of a TMD FET should be taken into consideration. In previous studies, the effect of interface trapped charges is predominant, and the effect of oxide trapped charges can be ignored [15] . Therefore, the effective carrier mobility after radiation exposure can be expressed as:
where µ 0 respectively represent the mobility before irradiation, and α it is a fitting parameter. Fig. 3 plots the relationship between the irradiated carrier mobility versus oxide interface trap density. Assuming the initial mobility is 60 cm 2 /Vs, the irradiated mobility decreases with interface trapped charges. After irradiation up to 1000 krad(Si), N it increases to around 15 × 10 11 cm −2 with oxide thickness of 90 nm, which corresponds to effective mobility degradation from 60 cm 2 /Vs to 12.5 cm 2 /Vs. It is because that carriers will scatter on the surface and go through the process of capturing and releasing, which directly reduces the mobility.
C. TOTAL CHARGE INDUCED BY TID EFFECTS
For simplicity, we assume that N ot is constant for a certain total dose level, which will not respond to the variations of Fermi level (E f ). Nevertheless, the interface traps have short time constants and can be assumed to respond instantaneously by changing their state of occupancy, and thus interface trapped charge is determined by E f , which is related to surface potential ϕ s and can be expressed as
where D it = N it /φ b represents for the number of interface traps per unit area per unit energy, and φ b is the potential difference between mid-gap and the Fermi level. Therefore, the total charge resulting from TID effects can be written as follows: It means that the contribution of fixed charge and interface trapped charge to Q tid is mainly dependent by N ot and D it .
III. MODEL FORMULATION A. DRAIN CURRENT MODEL FOR A BOTTOM-GATED TMD FET
For a monolayer TMD FET as shown in Fig. 4 , the potential along the thickness can be assumed to constant due to its extremely thin body. By means of gradual channel approximation and Gauss's law, the relationship between the gate voltage (V g ) and the semiconductor charge density (Q s ) can be expressed as
where φ ms is the work function difference between gate electrode and TMD layer, C ox is the capacitance of the gate oxide. Then, the combination of (1) and (4) yields:
After rearranging, (6) is unified as follows:
where
Besides, the total semiconductor charge density can be modeled in terms of density of state (DOS) and the Fermi statistics [f (E − E f )] [16] , [17] . For a TMD FET, the total charge density can also be expressed as
where E c is the conduction band minima, and E f is the Fermi energy. After calculation, Q s can be expressed as
where v th = kT /q is the thermal voltage, u = ϕ s −V , and V is the quasi-Fermi potential. After simplification, (10) can be rewritten as follows
Similar with [18] , by using the first order Taylor series expansion of e Qs q 2 v th N DOS , it can be given as
which is verified in Appendix.
Combining (8) and (12), we can obtain
By using the Lambert-W function, ϕ s can be expressed as
. The surface potential at the source and drain sides can be defined as ϕ ss and ϕ sd , by substituting V = 0 and V = V ds into (8), respectively. Then we can obtain the total charge density at the source and drain sides as follows
According to the drift-diffusion transport model and the current continuity condition, the drain current of the TMD FET can be given as
where W g is the channel width, and µ is the mobility. Using (8), dV du can be expressed as dV du
Substituting (18) into (17) and followed by integration, the drain current model can be written as where L g is the channel length,
From (12), (15) and (16), the drain current can be obtained as a function of u s and
Without consideration of total-ionizing dose effects, the average total charge resulted from irradiation Q tid equals to zero, and then the drain current expression can be obtained by (21) , which is the same with the derivation reported in [19] . It is worth noticing that I ds0 is also influenced by the radiation exposure, for the reason that surface potential is a function of N ot and D it according to (14) .
B. DRAIN CURRENT MODEL FOR A TMD-ON-INSULATOR (TMDOI) FET
The schematic of a TMDOI FET is shown in Fig. 5 . For simplicity, only the impact of TID effect in back gate oxide is taken into consideration for the reason that the back gate oxide is much thicker than the front gate oxide. According to the Poisson equation, the charge densities at the front and back gate can be expressed as
where C oxf and C oxb are the front and back gate oxide capacitances respectively, ϕ s is the surface electrostatic potential, and φ ntb can be given as
Furthermore, the total charge density (Q s ) in the TMDOI FET can be written as follows
where V geff = V fg + λV bg − V t0 , V t0 = φ msf + λφ msb , and λ = C oxb /C oxf .
After rearranging, the total charge density can be obtained as
. Applying the method mentioned in Part A, the surface potential for a TMDOI FET can be given as
where V gg = V geff + Q f /C ox . Similarly, the drain current for a TMDOI FET can be calculated using (20) by replacing V gg and σ with V gg and σ , respectively. It is worth noticing that V gg is a function of N ot , while σ is a function of D it .
IV. RESUITS AND DISSCUSSIONS
To verify the proposed surface-potential-based TID model, numerical simulations of a bottom-gated TMD FET are performed, compared with the experimental results extracted from [8] . Fig. 6 shows the transfer characteristic curves for a TMD FET (W g = 3µm, L g = 2.3µm, t ox = 280nm), changing total dose from 0 to 1000 krad(Si). It can be observed that the simulation results obtained from (20) are in good agreement with the experimental results. In the following discussions, we mainly focus on the total ionizing dose effects of a TMDOI FET. The surface potentials as a function of front gate voltage and back gate voltage are shown in Fig. 7 . It indicates that TID has a great impact on surface potential, which increases from −0.54 V to −0.27 V at V fg = −0.5 V, and V bg = 0 V. Besides, the lower front or back gate voltage, the higher surface potential shift can be seen. It is mainly because that the channel is weakly controlled by the small external gate voltage, and on the contrary strongly dependent on the positive radiationtrapped charge. What's more, the positive shift of ϕ s can be FIGURE 6. The transfer characteristics of a bottom-gated TMD FET (W g =3µm, L g =2.3µm, t ox =280nm) under different TID levels. In the graph, symbol stands for the experimental results extracted from [8] , and line stands for the numerical simulation results using (20) .
FIGURE 7.
Numerical simulations of the surface potential at the source of a TMDOI device as a function of V fg (a) and V bg (b), for various total-ionizing dose levels (0krad(Si), 50krad(Si), 100krad(Si), 500krad(Si), 1000krad(Si)).
reduced by applying negative back gate voltage. According to (28), due to the thick back gate oxide, a relatively large negative voltage should be applied to the back gate so as to eliminate the TID-induced surface potential shift.
In order to distinguish the impact of oxide trapped charge and the interface trapped charge, the surface potential variations are shown in Fig. 8 (a) . It can be found that for a certain TID exposure, the contribution of N ot to the surface potential increase is dominant. Besides, the thickness of the back gate oxide affects the surface potential significantly, which is plotted in Fig. 8 (b) . Thicker back gate oxide is considered to generate more oxide charge, which leads to the greater contribution of N ot , and finally reflects in the variation of surface potential.
The drain currents of the TMDOI FET as a function of front gate voltage and back gate voltage are shown in Fig. 9 (a) and (b) , respectively. With accumulating ionizing dose, the leakage current grows rapidly. It is because that at the same low front gate voltage, higher surface potential caused by the positive trapped charge in the back gate oxide helps to attract more electron to form inversion layer. In contrast, the saturation current decreases with the increase of TID level, for the reason that mobility degradation becomes to play a dominant role in the irradiated drain current at a larger front gate voltage, which is verified in Fig. 10 .
The transconductance is often used to estimate the current amplification ability, which is defined as the variation in the drain current with a small change in the gate voltage [20] . As shown in Fig. 12 , transconductance of the TMDOI FET decreases significantly with the increase of total dose level. This can be explained as follows: on one hand, the scattering effect of carrier will be elevated, leading to the reduction of effective carrier mobility; on the other hand, the capture and release of the interface trap will decrease the surface charge. Fig. 12 (a) plots the threshold voltage shift ( V TH ) versus TID level, which can be represented as a sum of shifts due to oxide trapped charges ( V ot ) and interface trapped charges ( V it ) [21] V TH = V it + V ot .
(29) It is observed that V ot and V it shift in opposite directions, which is the net effect of hole trapping in the SiO 2 layer and electron trapping at the TMD-SiO 2 interface. Previous studies show that V it is proportional to N it , and V ot is proportional to N ot [22] , which is obtained as
Finally, we can find that the overall effect is a negative shift of threshold voltage mainly due to the comparably thick back gate oxide. Subthreshold swing (SS) is an important metric to evaluate the conversion rate between on and off states, which can be derived from the magnitude change of gate voltage required for the current values. Fig. 13 (a) plots the subthreshold swing as a function of TID level for TMDOI FET. It can be seen that the SS value increases from around 60 mV/dec to 110 mV/dec after total dose of 1000 krad(Si). It is reported that subthreshold voltage swing is a function of D it , which can be expressed as [12] SS ∝ v t ln (10) 
which is mainly caused by the process of capturing and releasing with the carriers of interface traps, and the effect of oxide traps can be ignored. Additionally, I ON /I OFF represents the ability of the device to control the channel current. High on-current shows the advantageous capability of output driving, and similarly, low off-current represents a decent ability to turn off the device, which can reduce power consumption. Fig.13 (b) shows the degradation of I ON /I OFF ratio with increasing total dose level, obtained from the transfer characteristic curves of the TMDOI-FET device. It can be found that I ON /I OFF ratio decreases more than three orders of magnitude when total dose is up to 500 krad(Si) which can be explained as the significant increase of the off-state current resulted from the conduction of back gate parasitic transistor, as well as the degradation of mobility caused by the additional interface charge.
To conclude, in order to mitigate the total-ionizing dose effects of TMDOI-FET, some possible solutions can be employed as follows: (1) The back gate oxide thickness should be reduced, so as to minimize the radiation-induced oxide and interface trapped charges. (1) A relatively high energy difference between midgap energy and the Fermi level of the two-dimensional transition metal dischalcogenide should be chosen to decrease the density of interface traps, which can suppress the degradation of effective mobility and subthreshold voltage swing. (3) The back-gate voltage can be applied to decrease the variations of surface potential, and thus mitigate the threshold voltage roll-off and leakage current increase.
V. CONCLUSIONS
In this paper, a surface-potential based drain current model for the bottom-gated TMD FET and TMDOI FET with consideration of total ionizing dose (TID) effects is developed. This model incorporates the impact of oxide trapped charges and interface trapped charges, as well as mobility degradation. The numerical simulation results of a bottom-gated MoS 2 transistor are in good agreement with the experimental data, which validates the proposed approach. To investigate the electrical performance variations of the TMDOI FET, the surface potential and drain current as functions of total dose level are presented and analyzed. Moreover, the impacts of TID effects on transconductance, threshold voltage, subthreshold swing and on/off current ratio are discussed comprehensively.
APPENDIX
To prove the validity of the approximation method in (11) by using Taylor series, we will provide a detailed derivation of the approximation in this section.
After simplification, equation (10) 
Due to x ≈ 0, we only take the first and second terms of the expansion, which means that e x ≈ 1 + x. Based on this, after simplifying equation (S2), we can obtain that u v th = ln(e x − 1) ≈ ln(x + 1 − 1) = ln(x), (S4) VOLUME 7, 2019 Therefore, it can be given as
Combining equation (8) into (S5), we can obtain equation (13) .
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